ABSTRACT
INTRODUCTION
The Phase-locked Loop (PLL) is a critical component in many high-speed systems since it provides the timing basis for functions such as clock control, data recovery, and synchronization. The voltage/current controlled oscillators (VCO/CCO) is perhaps the most crucial element of the PLL because it directly provides output clock of the PLL.
Any CMOS oscillators can be built using ring structures, relaxation circuits, or an LC resonant circuit. The LC design has the best noise and frequency performance due to the large Q factor of the resonant networks [1] . However, LC circuit in CMOS process increases the cost and the complexity of the chip and also often time creates problems in controlling the eddy current. On the other hand, oscillators with ring structure are easily built on any CMOS process and it is less complex and costly. The design is also very straight forward and it is also capable of providing multiphase outputs and a wide tuning range. Fig. 1 shows the conventional five-stage ring oscillator. The downside of this ring oscillator is compromised noise performance due to the missing passive LC network. In this article, we present a design that improves the overall characteristics of CMOS ring oscillators to be comparable to those of LC designs by replacing the passive LC network with the active version. The design also adds a current source instead of voltage source to increase the switching speed. Fig.2(A) below shows the typical cross coupled delay cell with passive inductor load. These passive inductors in this circuit are realized using an on-chip spiral layout which suffers from huge area consumption, small inductance and strong interaction with the substrate. There are many ways to synthesize an inductor. Self-biased active inductors are one of them. There were some initial researches proposed for MESFET [2] and later re-developed for CMOS [3, 4] . M-res and M-ind forms the active LRC network. The circuits in Fig. 2(A-B) are simulated with square wave input and the output response isshown in Fig. 3 . Note that the output of the delay cell with active inductor (B) is very similar to the one with the passive inductor (A).This is a huge achievement in replacing the passive inductor with the active inductor. 
CROSS COUPLED DELAY CELL WITH ACTIVE INDUCTOR LOAD

CURRENT MODE TECHNIQUE TO IMPROVE PHASE NOISE
The oscillation frequency of a CMOS inverter ring oscillator can be tuned either by adjusting its core supply voltage V DD or its core supply current I DD as shown in Fig. 4 below. Phase noise response for the five-stage conventional ring oscillator supplied with V DD and I DD are shown in the Table 1 below. It is clearly noted that the phase noise of the current controlled five-stage oscillator improves by about 4dBc/Hz as compared to voltage controlled. Silterra 0.18um CMOS technology was used in the design and simulation of the ring oscillator. To realize the current mode, PMOS current mirror technique implemented by using 3.3V I/O transistors. Fig. 5 depicts this. 
PROPOSED INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR (ICCO)
Using the techniques described in Section 2 and Section 3 along with the negative delay skew techniques [5, 6] , a novel oscillator design has been proposed as shown in Fig. 6 . Each stage of the oscillator comprises of dual-delay cell with active inductor load scheme as depicted by Fig.2(B) and the PMOS current mirror for the current mode. The oscillator is laid out in Silterra 0.18um CMOS technology and later the parameters were extracted for simulation purposes. Fig. 7 shows the layout of the oscillator. The extracted device parameters were simulated using the same 0.18um process. The simulation reveals a peak oscillation frequency 5.99GHz and simulated phase noise of -115.67dBc/Hz at the oscillation frequency of 5.99GHz at 1MHz offset as shown below in Fig. 8 . The driving capacitance for this oscillator has been set to 0.5pF for each stage and the supply for the current mirror has been set to 3.3V. Numerous simulations were carried out with various I DD settings. Table 2 (A-B) below shows the simulation setup and the simulated output frequency and the phase noise of the ICCO for various setting of the I DD .It is quite apparent that I DD needs to be above 2mA for decent phase noise performance. Thus only a current mode circuit can provide such a large current for comparable voltage mode MOS device configurations. It is very interesting to note that the overall CMOS characteristics and process has improved dramatically when compared to the reported works especially [11] since it achieves almost same output frequency as this work. However, this work is much smaller in layout size (hence cheaper) since it is using active inductor as compared to passive inductor by [11] thus proving characteristics of CMOS has been improved through the replacement of passive inductor with active inductor. 
CONCLUSIONS
This paper proposes a current controlled oscillator for an improved frequency oscillation and with active inductor load for an improved phase noise. Achieving a phase noise of -115.67 dBc/Hz at 1MHz frequency offset and a peak oscillation at 5.99GHz is quite obvious that this is capable of being used in high speed communications applications.
